Novel circuit technique for reduction of active drain current in low leakage digital VLSI circuits

V. Neema, S. Chouhan, S. Tokekar. Novel circuit technique for reduction of active drain current in low leakage digital VLSI circuits. In B. K. Mishra, editor, Proceedings of the ICWET 10 International Conference & Workshop on Emerging Trends in Technology, Mumbai, Maharashtra, India, February 26 - 27, 2010. pages 843-847, ACM, 2010. [doi]

Authors

V. Neema

This author has not been identified. Look up 'V. Neema' in Google

S. Chouhan

This author has not been identified. Look up 'S. Chouhan' in Google

S. Tokekar

This author has not been identified. Look up 'S. Tokekar' in Google