Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS

Peter Nilsson. Architectures and Arithmetic for Low Static Power Consumption in Nanoscale CMOS. VLSI Design, 2009, 2009. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.