Local Bit-Line SRAM Architecture With Data-Aware Power-Gating Write Assist

Tae-Woo Oh, Juhyun Park, Tae-Hyun Kim, Keonhee Cho, Seong-Ook Jung. Local Bit-Line SRAM Architecture With Data-Aware Power-Gating Write Assist. IEEE Trans. Circuits Syst. II Express Briefs, 70(1):306-310, 2023. [doi]

Authors

Tae-Woo Oh

This author has not been identified. Look up 'Tae-Woo Oh' in Google

Juhyun Park

This author has not been identified. Look up 'Juhyun Park' in Google

Tae-Hyun Kim

This author has not been identified. Look up 'Tae-Hyun Kim' in Google

Keonhee Cho

This author has not been identified. Look up 'Keonhee Cho' in Google

Seong-Ook Jung

This author has not been identified. Look up 'Seong-Ook Jung' in Google