An 80 Gbps dependable multicore communication SoC with PCI express I/F and intelligent interrupt controller

Sugako Otani, Hiroyuki Kondo, Itaru Nonomura, Atsuyuki Ikeya, Minoru Uemura, Katsushi Asahina, Kazutami Arimoto, Shin'ichi Miura, Toshihiro Hanawa, Taisuke Boku, Mitsuhisa Sato. An 80 Gbps dependable multicore communication SoC with PCI express I/F and intelligent interrupt controller. In 2011 IEEE Symposium on Low-Power and High-Speed Chips, Cool Chips XIV, Yokohama, 20-22 April, 2011. pages 1-3, IEEE, 2011. [doi]

Authors

Sugako Otani

This author has not been identified. Look up 'Sugako Otani' in Google

Hiroyuki Kondo

This author has not been identified. Look up 'Hiroyuki Kondo' in Google

Itaru Nonomura

This author has not been identified. Look up 'Itaru Nonomura' in Google

Atsuyuki Ikeya

This author has not been identified. Look up 'Atsuyuki Ikeya' in Google

Minoru Uemura

This author has not been identified. Look up 'Minoru Uemura' in Google

Katsushi Asahina

This author has not been identified. Look up 'Katsushi Asahina' in Google

Kazutami Arimoto

This author has not been identified. Look up 'Kazutami Arimoto' in Google

Shin'ichi Miura

This author has not been identified. Look up 'Shin'ichi Miura' in Google

Toshihiro Hanawa

This author has not been identified. Look up 'Toshihiro Hanawa' in Google

Taisuke Boku

This author has not been identified. Look up 'Taisuke Boku' in Google

Mitsuhisa Sato

This author has not been identified. Look up 'Mitsuhisa Sato' in Google