An efficient architecture for fault-tolerant ATM switches

Krishnan Padmanabhan. An efficient architecture for fault-tolerant ATM switches. IEEE/ACM Trans. Netw., 3(5):527-537, 1995. [doi]

Authors

Krishnan Padmanabhan

This author has not been identified. Look up 'Krishnan Padmanabhan' in Google