A Hierarchical Methodology for Word-Length Optimization of Signal Processing Systems - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Karthick Parashar, Romuald Rocher, Daniel Menard, Olivier Sentieys. A Hierarchical Methodology for Word-Length Optimization of Signal Processing Systems. In VLSI Design 2010: 23rd International Conference on VLSI Design, 9th International Conference on Embedded Systems, Bangalore, India, 3-7 January 2010. pages 318-323, IEEE, 2010. [doi]

This author has not been identified. Look up 'Karthick Parashar' in GoogleThis author has not been identified. Look up 'Romuald Rocher' in GoogleThis author has not been identified. Look up 'Daniel Menard' in GoogleThis author has not been identified. Look up 'Olivier Sentieys' in Google

runs on WebDSL