Volume accumulated double gate junctionless MOSFETs for low power logic technology applications

Mukta Singh Parihar, Abhinav Kranti. Volume accumulated double gate junctionless MOSFETs for low power logic technology applications. In Fifteenth International Symposium on Quality Electronic Design, ISQED 2014, Santa Clara, CA, USA, March 3-5, 2014. pages 335-340, IEEE, 2014. [doi]

Authors

Mukta Singh Parihar

This author has not been identified. Look up 'Mukta Singh Parihar' in Google

Abhinav Kranti

This author has not been identified. Look up 'Abhinav Kranti' in Google