MPU: A N-Tuple Matching Processor

Robert H. Payne, José G. Delgado-Frias. MPU: A N-Tuple Matching Processor. In Proceedings 1991 IEEE International Conference on Computer Design: VLSI in Computer & Processors, ICCD 91, Cambridge, MA, USA, October 14-16, 1991. pages 225-228, IEEE Computer Society, 1991.

Authors

Robert H. Payne

This author has not been identified. Look up 'Robert H. Payne' in Google

José G. Delgado-Frias

This author has not been identified. Look up 'José G. Delgado-Frias' in Google