Improving execution unit occupancy on SMT-based processors through hardware-aware thread scheduling

Achille Peternier, Danilo Ansaloni, Daniele Bonetta, Cesare Pautasso, Walter Binder. Improving execution unit occupancy on SMT-based processors through hardware-aware thread scheduling. Future Generation Comp. Syst., 30:229-241, 2014. [doi]

Authors

Achille Peternier

This author has not been identified. Look up 'Achille Peternier' in Google

Danilo Ansaloni

This author has not been identified. Look up 'Danilo Ansaloni' in Google

Daniele Bonetta

This author has not been identified. Look up 'Daniele Bonetta' in Google

Cesare Pautasso

This author has not been identified. It may be one of the following persons: Look up 'Cesare Pautasso' in Google

Walter Binder

This author has not been identified. It may be one of the following persons: Look up 'Walter Binder' in Google