A Coarse Grained Reconfigurable Architecture for SHA-2 Acceleration

Hoai Luan Pham, Thi Hong Tran, Le Vu Trung Duong, Yasuhiko Nakashima. A Coarse Grained Reconfigurable Architecture for SHA-2 Acceleration. In IEEE International Parallel and Distributed Processing Symposium, IPDPS Workshops 2022, Lyon, France, May 30 - June 3, 2022. pages 671-678, IEEE, 2022. [doi]

Authors

Hoai Luan Pham

This author has not been identified. Look up 'Hoai Luan Pham' in Google

Thi Hong Tran

This author has not been identified. Look up 'Thi Hong Tran' in Google

Le Vu Trung Duong

This author has not been identified. Look up 'Le Vu Trung Duong' in Google

Yasuhiko Nakashima

This author has not been identified. Look up 'Yasuhiko Nakashima' in Google