A simplified gate pulse generation technique for modified multilevel DC-link inverter - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Naresh K. Pilli, Rahul K. Meena, Santosh K. Singh. A simplified gate pulse generation technique for modified multilevel DC-link inverter. In 2017 IEEE Industry Applications Society Annual Meeting, Cincinnati, OH, USA, October 1-5, 2017. pages 1-6, IEEE, 2017. [doi]

This author has not been identified. Look up 'Naresh K. Pilli' in GoogleThis author has not been identified. Look up 'Rahul K. Meena' in GoogleThis author has not been identified. Look up 'Santosh K. Singh' in Google

runs on WebDSL