Shift Register, Reconvergent-Fanout (SiRF) PUF Implementation on an FPGA

Jim Plusquellic. Shift Register, Reconvergent-Fanout (SiRF) PUF Implementation on an FPGA. Cryptography, 6(4):59, 2022. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: