Design and VLSI implementation of a novel concurrent 16-bit multiplier-accumulator for DSP applications - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

D. V. Poornaiah, R. Haribabu, M. Omair Ahmad. Design and VLSI implementation of a novel concurrent 16-bit multiplier-accumulator for DSP applications. In IEEE International Conference on Acoustics, Speech, and Signal Processing, ICASSP '93, Minneapolis, Minnesota, USA, April 27-30, 1993. pages 385-388, IEEE Computer Society, 1993. [doi]

This author has not been identified. Look up 'D. V. Poornaiah' in GoogleThis author has not been identified. Look up 'R. Haribabu' in GoogleThis author has not been identified. Look up 'M. Omair Ahmad' in Google

runs on WebDSL