Reducing the signal Electromigration effects on different logic gates by cell layout optimization - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Gracieli Posser, Lucas de Paris, Vivek Mishra, Palkesh Jain, Ricardo Reis, Sachin S. Sapatnekar. Reducing the signal Electromigration effects on different logic gates by cell layout optimization. In IEEE 6th Latin American Symposium on Circuits & Systems, LASCAS 2015, Montevideo, Uruguay, February 24-27, 2015. pages 1-4, IEEE, 2015. [doi]

This author has not been identified. Look up 'Gracieli Posser' in GoogleThis author has not been identified. Look up 'Lucas de Paris' in GoogleThis author has not been identified. Look up 'Vivek Mishra' in GoogleThis author has not been identified. Look up 'Palkesh Jain' in GoogleThis author has not been identified. Look up 'Ricardo Reis' in GoogleThis author has not been identified. Look up 'Sachin S. Sapatnekar' in Google

runs on WebDSL