New performance/power/area efficient, reliable full adder design

Sohan Purohit, Martin Margala, Marco Lanuzza, Pasquale Corsonello. New performance/power/area efficient, reliable full adder design. In Fabrizio Lombardi, Sanjukta Bhanja, Yehia Massoud, R. Iris Bahar, editors, Proceedings of the 19th ACM Great Lakes Symposium on VLSI 2009, Boston Area, MA, USA, May 10-12 2009. pages 493-498, ACM, 2009. [doi]

Authors

Sohan Purohit

This author has not been identified. Look up 'Sohan Purohit' in Google

Martin Margala

This author has not been identified. Look up 'Martin Margala' in Google

Marco Lanuzza

This author has not been identified. Look up 'Marco Lanuzza' in Google

Pasquale Corsonello

This author has not been identified. Look up 'Pasquale Corsonello' in Google