A high-speed subranging system with background equalization of the sampling instants

Gerry Quilligan, D. P. Burton. A high-speed subranging system with background equalization of the sampling instants. In International Symposium on Circuits and Systems (ISCAS 2001), 6-9 May 2001, Sydney, Australia. pages 416-419, IEEE, 2001. [doi]

Authors

Gerry Quilligan

This author has not been identified. Look up 'Gerry Quilligan' in Google

D. P. Burton

This author has not been identified. Look up 'D. P. Burton' in Google