On Chip Transmission Line Models in 65nm CMOS Technology with Multilevel Metallization Process

Arthi R, Christopher S, Ravinder David Koilpillai. On Chip Transmission Line Models in 65nm CMOS Technology with Multilevel Metallization Process. In 2025 5th International Conference on Electrical, Computer and Energy Technologies (ICECET), Paris, France, July 3-6, 2025. pages 1-5, IEEE, 2025. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.