FPGA implementation of XOR-MUX full adder based DWT for signal processing applications

P. Radhakrishnan, G. Themozhi. FPGA implementation of XOR-MUX full adder based DWT for signal processing applications. Microprocessors and Microsystems, 73:102961, 2020. [doi]

Authors

P. Radhakrishnan

This author has not been identified. Look up 'P. Radhakrishnan' in Google

G. Themozhi

This author has not been identified. Look up 'G. Themozhi' in Google