Architectural Comparison of Analog and Digital Duty Cycle Corrector for High Speed I/O Link - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Leneesh Raghavan, Ting Wu. Architectural Comparison of Analog and Digital Duty Cycle Corrector for High Speed I/O Link. In VLSI Design 2010: 23rd International Conference on VLSI Design, 9th International Conference on Embedded Systems, Bangalore, India, 3-7 January 2010. pages 270-275, IEEE, 2010. [doi]

This author has not been identified. Look up 'Leneesh Raghavan' in GoogleThis author has not been identified. Look up 'Ting Wu' in Google

runs on WebDSL