Behavioral Synthesis for low Power

Anand Raghunathan, Niraj K. Jha. Behavioral Synthesis for low Power. In Proceedings 1994 IEEE International Conference on Computer Design: VLSI in Computer & Processors, ICCD 94, Cambridge, MA, USA, October 10-12, 1994. pages 318-322, IEEE Computer Society, 1994.

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.