A Robust Digital Delay Line Architecture in a 0.13µm CMOS Technology Node for Reduced Design and Process Sensitivities

Prasun Raha, Scott Randall, Richard Jennings, Bob Helmick, Ajith Amerasekera, Baher Haroun. A Robust Digital Delay Line Architecture in a 0.13µm CMOS Technology Node for Reduced Design and Process Sensitivities. In ISQED. pages 148, 2002. [doi]

Authors

Prasun Raha

This author has not been identified. Look up 'Prasun Raha' in Google

Scott Randall

This author has not been identified. Look up 'Scott Randall' in Google

Richard Jennings

This author has not been identified. Look up 'Richard Jennings' in Google

Bob Helmick

This author has not been identified. Look up 'Bob Helmick' in Google

Ajith Amerasekera

This author has not been identified. Look up 'Ajith Amerasekera' in Google

Baher Haroun

This author has not been identified. Look up 'Baher Haroun' in Google