A Novel Low Power and High Speed 9- Transistors Dynamic Full-Adder Cell Simulation and Design - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Parisa Rahimi, Myasar R. Tabany, Seyedali Pourmoafi. A Novel Low Power and High Speed 9- Transistors Dynamic Full-Adder Cell Simulation and Design. In IEEE Symposium on Computers and Communications, ISCC 2023, Gammarth, Tunisia, July 9-12, 2023. pages 1287-1292, IEEE, 2023. [doi]

This author has not been identified. Look up 'Parisa Rahimi' in GoogleThis author has not been identified. Look up 'Myasar R. Tabany' in GoogleThis author has not been identified. Look up 'Seyedali Pourmoafi' in Google

runs on WebDSL