LLNN: A Scalable LUT-Based Logic Neural Network Architecture for FPGAs - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Iván Ramírez, Francisco José García-Espinosa, David Concha, Luis Alberto Aranda, Emanuele Schiavi. LLNN: A Scalable LUT-Based Logic Neural Network Architecture for FPGAs. IEEE Trans. Circuits Syst. I Regul. Pap., 73(1):347-359, January 2026. [doi]

This author has not been identified. Look up 'Iván Ramírez' in GoogleThis author has not been identified. Look up 'Francisco José García-Espinosa' in GoogleThis author has not been identified. Look up 'David Concha' in GoogleThis author has not been identified. Look up 'Luis Alberto Aranda' in GoogleThis author has not been identified. Look up 'Emanuele Schiavi' in Google

runs on WebDSL