A VLSI architecture for a half-edge-based corner detector

N. Ranganathan, Sanjay Nichani, Rajiv Mehrotra. A VLSI architecture for a half-edge-based corner detector. Mach. Vis. Appl., 4(3):165-181, 1991. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.