Exploiting parallelism in high performance embedded system scheduling

Binoy Ravindran, Lonnie R. Welch. Exploiting parallelism in high performance embedded system scheduling. In 3rd International Conference on High Performance Computing, HIPC 1996, Proceedings, Trivandrum, India, 19-22 December, 1996. pages 400-405, IEEE Computer Society, 1996. [doi]

Authors

Binoy Ravindran

This author has not been identified. Look up 'Binoy Ravindran' in Google

Lonnie R. Welch

This author has not been identified. Look up 'Lonnie R. Welch' in Google