An FPGA and ASIC Implementation of Cubing Architecture

B. Naresh Kumar Reddy, B. Seetharamulu, G. Siva krishna, B. Veena Vani. An FPGA and ASIC Implementation of Cubing Architecture. Wireless Personal Communications, 125(4):3379-3391, 2022. [doi]

Authors

B. Naresh Kumar Reddy

This author has not been identified. Look up 'B. Naresh Kumar Reddy' in Google

B. Seetharamulu

This author has not been identified. Look up 'B. Seetharamulu' in Google

G. Siva krishna

This author has not been identified. Look up 'G. Siva krishna' in Google

B. Veena Vani

This author has not been identified. Look up 'B. Veena Vani' in Google