Acceleration of circuit simulation on a parallel transputer workstation

Thomas Reus. Acceleration of circuit simulation on a parallel transputer workstation. Journal of Systems Architecture, 27(1-5):731-737, 1989. [doi]

Authors

Thomas Reus

This author has not been identified. Look up 'Thomas Reus' in Google