Fast architecture evaluation of heterogeneous MPSoCs by host-compiled simulation

Sascha Roloff, Frank Hannig, Jürgen Teich. Fast architecture evaluation of heterogeneous MPSoCs by host-compiled simulation. In Henk Corporaal, Sander Stuijk, editors, Workshop on Software and Compilers for Embedded Systems, Map2MPSoC/SCOPES 2012, Sankt Goar, Germany, May 15-16, 2012. pages 52-61, ACM, 2012. [doi]

Authors

Sascha Roloff

This author has not been identified. Look up 'Sascha Roloff' in Google

Frank Hannig

This author has not been identified. Look up 'Frank Hannig' in Google

Jürgen Teich

This author has not been identified. Look up 'Jürgen Teich' in Google