Hardware-Efficient Post-Processing Architectures for True Random Number Generators

Vladimir Rozic, Ingrid Verbauwhede. Hardware-Efficient Post-Processing Architectures for True Random Number Generators. IEEE Trans. on Circuits and Systems, 66-II(7):1242-1246, 2019. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.