Analysis of Sub-threshold Leakage Reduction Techniques for High-Speed Low Power VLSI Circuits - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Nitin Sachdeva, Neetu Gupta, Tarun Kumar Sachdeva. Analysis of Sub-threshold Leakage Reduction Techniques for High-Speed Low Power VLSI Circuits. In 14th International Conference on Computing Communication and Networking Technologies, ICCCNT 2023, Delhi, India, July 6-8, 2023. pages 1-7, IEEE, 2023. [doi]

This author has not been identified. Look up 'Nitin Sachdeva' in GoogleThis author has not been identified. Look up 'Neetu Gupta' in GoogleThis author has not been identified. Look up 'Tarun Kumar Sachdeva' in Google

runs on WebDSL