Design of 10T SRAM cell with improved read performance and expanded write margin

Ashish Sachdeva, V. K. Tomar. Design of 10T SRAM cell with improved read performance and expanded write margin. IET Circuits, Devices & Systems, 15(1):42-64, 2021. [doi]

Possibly Related Publications

The following publications are possibly variants of this publication: