Design and VLSI Implementation of Interpolators/Decimators for DUC/DDC

Y. N. Santhosh, Namita Palacha, Cyril Prasanna Raj P. Design and VLSI Implementation of Interpolators/Decimators for DUC/DDC. In 3rd International Conference on Emerging Trends in Engineering and Technology, ICETET 2010, Goa, India, November 19-21, 2010. pages 755-759, IEEE Computer Society, 2010. [doi]

Authors

Y. N. Santhosh

This author has not been identified. Look up 'Y. N. Santhosh' in Google

Namita Palacha

This author has not been identified. Look up 'Namita Palacha' in Google

Cyril Prasanna Raj P

This author has not been identified. Look up 'Cyril Prasanna Raj P' in Google