Evaluation of a True Random Number Generator Utilizing Timing Jitters in RSFQ Logic Circuits - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Kenta Sato, Naonori Sega, Yuta Somei, Hiroshi Shimada, Takeshi Onomi, Yoshinao Mizugaki. Evaluation of a True Random Number Generator Utilizing Timing Jitters in RSFQ Logic Circuits. IEICE Trans. Electron., 105-C(6):296-299, 2022. [doi]

This author has not been identified. Look up 'Kenta Sato' in GoogleThis author has not been identified. Look up 'Naonori Sega' in GoogleThis author has not been identified. Look up 'Yuta Somei' in GoogleThis author has not been identified. Look up 'Hiroshi Shimada' in GoogleThis author has not been identified. Look up 'Takeshi Onomi' in GoogleThis author has not been identified. Look up 'Yoshinao Mizugaki' in Google

runs on WebDSL