A Reconfigurable Analog VLSI Neural Network Chip

Srinagesh Satyanarayana, Yannis P. Tsividis, Hans Peter Graf. A Reconfigurable Analog VLSI Neural Network Chip. In David S. Touretzky, editor, Advances in Neural Information Processing Systems 2, [NIPS Conference, Denver, Colorado, USA, November 27-30, 1989]. pages 758-768, Morgan Kaufmann, 1989. [doi]

Authors

Srinagesh Satyanarayana

This author has not been identified. Look up 'Srinagesh Satyanarayana' in Google

Yannis P. Tsividis

This author has not been identified. Look up 'Yannis P. Tsividis' in Google

Hans Peter Graf

This author has not been identified. Look up 'Hans Peter Graf' in Google