Designing best effort networks-on-chip to meet hard latency constraints

Ciprian Seiculescu, Dara Rahmati, Srinivasan Murali, Hamid Sarbazi-Azad, Luca Benini, Giovanni De Micheli. Designing best effort networks-on-chip to meet hard latency constraints. ACM Trans. Embedded Comput. Syst., 12(4):108, 2013. [doi]

Authors

Ciprian Seiculescu

This author has not been identified. Look up 'Ciprian Seiculescu' in Google

Dara Rahmati

This author has not been identified. Look up 'Dara Rahmati' in Google

Srinivasan Murali

This author has not been identified. Look up 'Srinivasan Murali' in Google

Hamid Sarbazi-Azad

This author has not been identified. Look up 'Hamid Sarbazi-Azad' in Google

Luca Benini

This author has not been identified. It may be one of the following persons: Look up 'Luca Benini' in Google

Giovanni De Micheli

This author has not been identified. Look up 'Giovanni De Micheli' in Google