Low-latency, HDL-synthesizable dynamic clock frequency controller with self-referenced hybrid clocking

Robert M. Senger, Eric D. Marsman, Gordy A. Carichner, Sundus Kubba, Michael S. McCorquodale, Richard B. Brown. Low-latency, HDL-synthesizable dynamic clock frequency controller with self-referenced hybrid clocking. In International Symposium on Circuits and Systems (ISCAS 2006), 21-24 May 2006, Island of Kos, Greece. IEEE, 2006. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.