Anirban Sengupta, Deepak Kachave. Integrating Compiler Driven Transformation and Simulated Annealing Based Floorplan for Optimized Transient Fault Tolerant DSP Cores. In IEEE International Symposium on Smart Electronic Systems, iSES 2018 (Formerly iNiS), Hyderabad, India, December 17-19, 2018. pages 17-20, IEEE, 2018. [doi]
No references recorded for this publication.
No citations of this publication recorded.