A New 1.25-Gb/s Burst Mode Clock and Data Recovery Circuit Using Two Digital Phase Aligners and a Phase Interpolator

Chang-Kyung Seong, Seung Woo Lee, Woo-Young Choi. A New 1.25-Gb/s Burst Mode Clock and Data Recovery Circuit Using Two Digital Phase Aligners and a Phase Interpolator. IEICE Transactions, 91-B(5):1397-1402, 2008. [doi]

Authors

Chang-Kyung Seong

This author has not been identified. Look up 'Chang-Kyung Seong' in Google

Seung Woo Lee

This author has not been identified. Look up 'Seung Woo Lee' in Google

Woo-Young Choi

This author has not been identified. Look up 'Woo-Young Choi' in Google