Circuit optimization for leakage power reduction using multi-threshold voltages for high performance microprocessors - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Jeegar Tilak Shah, Marius Evers, Jeff Trull, Alper Halbutogullari. Circuit optimization for leakage power reduction using multi-threshold voltages for high performance microprocessors. In Patrick H. Madden, David Z. Pan, editors, Proceedings of the 2007 International Symposium on Physical Design, ISPD 2007, Austin, Texas, USA, March 18-21, 2007. pages 67-74, ACM, 2007. [doi]

This author has not been identified. Look up 'Jeegar Tilak Shah' in GoogleThis author has not been identified. Look up 'Marius Evers' in GoogleThis author has not been identified. Look up 'Jeff Trull' in GoogleThis author has not been identified. Look up 'Alper Halbutogullari' in Google

runs on WebDSL