Rapid Simulation of Photonic Integrated Circuits Using Verilog-A Compact Models

Md Jubayer Shawon, Vishal Saxena. Rapid Simulation of Photonic Integrated Circuits Using Verilog-A Compact Models. IEEE Trans. on Circuits and Systems, 67-I(10):3331-3341, 2020. [doi]

Authors

Md Jubayer Shawon

This author has not been identified. Look up 'Md Jubayer Shawon' in Google

Vishal Saxena

This author has not been identified. Look up 'Vishal Saxena' in Google