Microarchitectural-level statistical timing models for near-threshold circuit design - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Jun Shiomi, Tohru Ishihara, Hidetoshi Onodera. Microarchitectural-level statistical timing models for near-threshold circuit design. In The 20th Asia and South Pacific Design Automation Conference, ASP-DAC 2015, Chiba, Japan, January 19-22, 2015. pages 87-93, IEEE, 2015. [doi]

This author has not been identified. Look up 'Jun Shiomi' in GoogleThis author has not been identified. Look up 'Tohru Ishihara' in GoogleThis author has not been identified. Look up 'Hidetoshi Onodera' in Google

runs on WebDSL