An Efficient Fault-Tolerant Instruction Decoder for RISC-V Based Dual-Core Soft-Processors

Satyam Shukla, Utkarsh, Md Azam, Kailash Chandra Ray. An Efficient Fault-Tolerant Instruction Decoder for RISC-V Based Dual-Core Soft-Processors. IEEE Trans. Circuits Syst. I Regul. Pap., 70(12):4816-4825, December 2023. [doi]

Authors

Satyam Shukla

This author has not been identified. Look up 'Satyam Shukla' in Google

Utkarsh

This author has not been identified. Look up 'Utkarsh' in Google

Md Azam

This author has not been identified. Look up 'Md Azam' in Google

Kailash Chandra Ray

This author has not been identified. Look up 'Kailash Chandra Ray' in Google