The following publications are possibly variants of this publication:
- A massively parallel pipelined reconfigurable design for M-PLN based neural networks for efficient image classificationNadia Nedjah, Felipe P. da Silva, Alan Oliveira de Sá, Luiza de Macedo Mourelle, Diana A. Bonilla. ijon, 183:39-55, 2016. [doi]
- A Parallel Yet Pipelined Architecture for Efficient Implementation of the Advanced Encryption Standard Algorithm on Reconfigurable HardwareNadia Nedjah, Luiza de Macedo Mourelle, Chao Wang. ijpp, 44(6):1102-1117, 2016. [doi]
- Reconfigurable MAC-Based Architecture for Parallel Hardware Implementation on FPGAs of Artificial Neural Networks Using Fractional Fixed Point RepresentationRodrigo Martins da Silva, Nadia Nedjah, Luiza de Macedo Mourelle. icann 2009: 475-484 [doi]
- Reconfigurable MAC-Based Architecture for Parallel Hardware Implementation on FPGAs of Artificial Neural NetworksNadia Nedjah, Rodrigo Martins da Silva, Luiza de Macedo Mourelle, Marcus Vinicius Carvalho da Silva. icann 2008: 169-178 [doi]