A novel reconfigurable architecture of a DSP processor for efficient mapping of DSP functions using field programmable DSP arrays

Amitabha Sinha, Mitrava Sarkar, Soumojit Acharyya, Suranjan Chakraborty. A novel reconfigurable architecture of a DSP processor for efficient mapping of DSP functions using field programmable DSP arrays. SIGARCH Computer Architecture News, 41(2):1-8, 2013. [doi]

Authors

Amitabha Sinha

This author has not been identified. Look up 'Amitabha Sinha' in Google

Mitrava Sarkar

This author has not been identified. Look up 'Mitrava Sarkar' in Google

Soumojit Acharyya

This author has not been identified. Look up 'Soumojit Acharyya' in Google

Suranjan Chakraborty

This author has not been identified. Look up 'Suranjan Chakraborty' in Google