A 9.8-12.5 Gb/s Low-Jitter Reference-Less Clock and Data Recovery Circuit

Shuxiang Song, Zefa Liu, Mingcan Cen, Chaobo Cai. A 9.8-12.5 Gb/s Low-Jitter Reference-Less Clock and Data Recovery Circuit. Journal of Circuits, Systems, and Computers, 31(11), 2022. [doi]

Authors

Shuxiang Song

This author has not been identified. Look up 'Shuxiang Song' in Google

Zefa Liu

This author has not been identified. Look up 'Zefa Liu' in Google

Mingcan Cen

This author has not been identified. Look up 'Mingcan Cen' in Google

Chaobo Cai

This author has not been identified. Look up 'Chaobo Cai' in Google