K. Sridharan, T. K. Priya. A parallel algorithm for constructing reduced visibility graph and its FPGA implementation. Journal of Systems Architecture, 50(10):635-644, 2004. [doi]
No references recorded for this publication.
No citations of this publication recorded.