27.5 A 4GS/s time-interleaved RF ADC in 65nm CMOS with 4GHz input bandwidth - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Matt Straayer, Jim Bales, Dwight Birdsall, Denis C. Daly, Phillip Elliott, Bill Foley, Roy Mason, Vikas Singh, Xuejin Wang. 27.5 A 4GS/s time-interleaved RF ADC in 65nm CMOS with 4GHz input bandwidth. In 2016 IEEE International Solid-State Circuits Conference, ISSCC 2016, San Francisco, CA, USA, January 31 - February 4, 2016. pages 464-465, IEEE, 2016. [doi]

This author has not been identified. Look up 'Matt Straayer' in GoogleThis author has not been identified. Look up 'Jim Bales' in GoogleThis author has not been identified. Look up 'Dwight Birdsall' in GoogleThis author has not been identified. Look up 'Denis C. Daly' in GoogleThis author has not been identified. Look up 'Phillip Elliott' in GoogleThis author has not been identified. Look up 'Bill Foley' in GoogleThis author has not been identified. Look up 'Roy Mason' in GoogleThis author has not been identified. Look up 'Vikas Singh' in GoogleThis author has not been identified. Look up 'Xuejin Wang' in Google

runs on WebDSL