0.3-1.5 V Embedded SRAM Core with Write-Replica Circuit Using Asymmetrical Memory Cell and Source-Level-Adjusted Direct-Sense-Amplifier - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Toshikazu Suzuki, Yoshinobu Yamagami, Ichiro Hatanaka, Akinori Shibayama, Hironori Akamatsu, Hiroyuki Yamauchi. 0.3-1.5 V Embedded SRAM Core with Write-Replica Circuit Using Asymmetrical Memory Cell and Source-Level-Adjusted Direct-Sense-Amplifier. IEICE Transactions, 88-C(4):630-638, 2005. [doi]

This author has not been identified. Look up 'Toshikazu Suzuki' in GoogleThis author has not been identified. Look up 'Yoshinobu Yamagami' in GoogleThis author has not been identified. Look up 'Ichiro Hatanaka' in GoogleThis author has not been identified. Look up 'Akinori Shibayama' in GoogleThis author has not been identified. Look up 'Hironori Akamatsu' in GoogleThis author has not been identified. Look up 'Hiroyuki Yamauchi' in Google

runs on WebDSL