An Implementation of a Grid Square Codes Generator on a RISC-V Processor - researchr publication bibtex

researchr

You are not signed in
Sign in
Sign up

Jubee Tada, Keiichi Sato. An Implementation of a Grid Square Codes Generator on a RISC-V Processor. IJNC, 12(1):204-217, 2022. [doi]

@article{TadaS22,
  title = {An Implementation of a Grid Square Codes Generator on a RISC-V Processor},
  author = {Jubee Tada and Keiichi Sato},
  year = {2022},
  url = {http://www.ijnc.org/index.php/ijnc/article/view/278},
  researchr = {https://researchr.org/publication/TadaS22},
  cites = {0},
  citedby = {0},
  journal = {IJNC},
  volume = {12},
  number = {1},
  pages = {204-217},
}

runs on WebDSL