Logic circuit design for testability using orthonormal expansions

Ryuichi Takahashi, Takashi Nanya. Logic circuit design for testability using orthonormal expansions. Systems and Computers in Japan, 26(11):1-11, 1995. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.